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Contract Prime Number: DAALOl-94-C-0085 
Contract Number: 5-25563-2 
Optoelectronics Integrated Onto Silicon VLSI: Devices, Circuits, Systems 
Final Report . 
This contract addressed the integration of thin film light emitting diodes onto 
MOSIS silicon (Si) circuitry. The Si circuitry was designed by attendees of the Georgia 
Tech short course entitled "Optoelectronics Integrated Onto Silicon VLSI: Devices, 
Circuits, Systems." This report will outline features of the short course, a description of 
the thin film LED integration and testing completed for each participant, and a copy of the 
paperwork that was sent to the participants. 
The short course entitled "Optoelectronics Integrated Onto Silicon VLSI Circuits: 
Devices, Circuits, Systems" was a five fu]l day short course including a hands-on design 
experience. Features of this course included: 
Three days of discussion of hybrid device integration onto Si circuits 
Examination of Si and compound semiconductor deteetors and emitters 
Design and operation of anaJog Si CMOS receivers and transmitters 
Design and operation of digitaJ processing circuitry 
System aspects of integrated optoelectronics 
Design, layout and simulation of anaJogldigital circuits using MAGIC 
layout tools 
First two evenings: 
Exercises designed to familiarize students with MAGIC layout, extraction, 
and simulation tools 
Third evening, fourth and fifth day: 
Lab for participants to design, layout (using MAGIC), extract, and simulate 
their own optoelectronic (OE) designs, fully staffed by faculty and 
graduate student tutors 
Students were provided with standard cell designs to use, including: 
Characterized GaAs emitter 
Characterized Si BIT detector 
AnaJog Si CMOS emitter driver circuit (with external test pads to verify 
operation) 
Analog Si CMOS detector amplifier circuit 
Digital circuits, including 
5 bit digital to analog converter 
Comparator 
lx2, 2xl, 3xl multiplexers 
NAND, NOR, XNOR 
Tlatch, Dlatch 
Note: all standard cell and optoelectronic device perfonnance data were provided in 
course, i.e., all were fabricated ahead of the course and tested for p<:rfonnance. 
Project examples presented included: 
Optical out XNOR 
Optical intensity to frequency 
Multilevel optical 10 
Analog signal processing 
Since many students were from companies, proprietary concerns were addressed 
as follows: students communicated directly with funding agencies regarding operation of 
their projects, and course instructors were not infonned as to operation of each project. 
However, the instructors and · aides carefuJJy examined each project to catch obvious 
errors, and communicated these errors, when observed, to the course participants to aid in 
the accuracy of their final submissions. 
Testing and delivery: 
Due to lengthy MOSIS delays in the p-MOS run (and questions regarding whether 
a p-MOS run would <:ver again occur), designs were translated to n-MOS 
Designs limited to 112 MOSIS TinyChip per project 
Designs could access 2 LEDs and any number of detectors per project 
Designs were integrated and tested using reserved LED driver/emitter test pads 
Fully integrated projects were wire bonded into standard DIP :packages for testing 
Designs have all been successfully integrated, LEDs verified to emit (see attached 
photomicrograph of each project delivered to individual participants), and delivered to the 
participants. Included in the package sent to each participant were instructions for testing, 
wire bonding diagram the LED driver circuits. Appended are the testing instructions, wire 
bonding diagram, and a photomicrograph of the (a) fully integrated OEIC circuit (nonnal 
lighting conditions, in color) and (b) infrared photomicrograph of the fully integrated 
OEIC circuit with the two emitters per project emitting. Note that the nonnal light 
conditions circuits are showing only 112 chip (a single project) for proprietary purposes. 
Bottom 
Instructions for Testing the LED Driver Circuits 
The LED driver circuit has both power supply (PS) connections (V dd at pins 9 & 29, 
GND at pins 10 & 30; these are independent from the project circuitry) and two 
controlling inputs (digital control (0 V enable, 5 V disable) at pins 8 & 31; and analog 
control (I bias) at pins 7 & 32). The circuit is designed to operate with 5 Volts between V dd 
and GND. The top contact of the LED has it's own lead (pin 33), so that it can be biased 
independently of the circuits, and nominally operates best between -1 and + 3 Volts. The 
PS and control pins associated with the LED on the right (nearest pin 40): 32 (Ibias), 31 
(Digital input), 29 (Vctct), 30 (GND), & 33 (LED top contact). For the LED on the left 
comer (nearest pin 1 ): 7 (I bias), 8 (Digital input), 9 (V ctct), 10 (GND), & 33 (LED top 
contact). 
To find the best operating parameters for your LED and driver, start with 5 Volts 
between Vctct and GND, and the LED top contact at 0 Volts (this is best accomplished 
with a separate power supply between this pin and ground, rather than just tying it to 
GND, because you may find that the LED requires more (-1 Volt at this pin, for example) 
or less biasing voltage (+3 .5 Volts at this pin, for example)). Initially, the digital input 
can just be tied low (ground level), which signals the LED to be turned on. If you have 
access to a current source, pulling up to 1 00 J.LA from the analog input (I bias) will then tum 
the LED on (increasing this current increases the brightness of the LED; 100 J.LA should 
be considered the limit though); without a current source, this can be accomplished with a 
potentiometer: tie the potentiometer's fixed leads between V dd and GND and the wiper to 
the analog input; start with the wiper at Vctct and the LED will brighten as it is turned 
toward GND (the voltage at the wiper should be somewhere between +3.5 and +2.0 Volts 
when the LED first turns on). Remember that this is an IR LED, and as such it's 
emission can not be seen with the naked eye; current through the top contact may be used 
as an indication that the LED is on. If the LED does not turn on when 100 J.LA are pulled 
from the analog input pin (or the potentiometer reaches GND at the wiper), leave this 
signal at maximum and increase the top contact bias voltage (increasing the bias voltage in 
this case means making the voltage at this pin more negative; don' t exceed -5 volts 
though). If the LED pulls too much current (i.e., it pulls over 25 mA through the top 
contact pin or appears excessively bright), decrease the top contact bias voltage (which in 
this case means to make the voltage atthis pin more positive). To verify that the driver's 
















Circuit Layout Showing Package Pin Numbers 
1 ....... .__ 40 
Package Layout Showing Pin Numbers 
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Instructions for Testing the LED Driver Circuits 
The LED driver circuit has both power supply (PS) connections 01 dd at pins 9 & 29, 
GND at pins 10 & 30; these are independent from the project circuitry) and two 
controlling inputs (digital control (0 V enable, 5 V disable) at pins 11 & 28; and analog 
control (Ibias) at pins 12 & 27). The circuit is designed to operate with 5 Volts between 
V dd and GND. The top contact of the LED has it's own lead (pin 13 ), so that it can be 
biased independently of the circuits, and nominally operates best between -1 and + 3 
Volts. The PS and control pins associated with the LED on the left (nearest package pin 
21) are: 27 (Ibias), 28 (Digital input), 29 01dd), 30 (GND), & 13 (LED top contact). For 
the LED on the right (nearest pin 20) : 12 (Ibias). 11 (Digital input), 9 01 dd), I 0 (GND), & 
13 (LED top contact). 
To find the best operating parameters for your LED and driver, start with 5 Volts 
between V dd and GND, and the LED top contact at 0 Volts (this is best accomplished 
with a separate power supply between this pin and ground, rather than just tying it to 
GND, because you may find that the LED requires more (-1 Volt at this pin, for example) 
or less biasing voltage (+3.5 Volts at this pin, for example)). Initially , the digital input 
can just be tied low (ground level), which signals the LED to be turned on. If you have 
access to a current source, pulling up to 1 00 J.LA from the analog input (I bias) will then turn 
the LED on (increasing this current increases the brightness of the LED; I 00 J.LA should 
be considered the limit though); without a current source, this can be accomplished with a 
potentiometer: tie the potentiometer's fixed leads between V dd and GND and the wiper to 
the analog input; start with the wiper at V dd and the LED will brighten as it is turned 
toward GND (the voltage at the wiper should be somewhere between +3.5 and +2.0 Volts 
when the LED first turns on). Remember that this is an IR LED, and as such it's 
emission can not be seen with the naked eye; current through the top contact may be used 
as an indication that the LED is on. Ifthe LED does not turn on when 100 JlA are pulled 
from the analog input pin (or the potentiometer reaches GND at the wiper), leave this 
signal at maximum and increase the top contact bias voltage (increasing the bias voltage in 
this case means making the voltage at this pin more negative; don' t exceed -5 volts 
though). If the LED pulls too much current (i.e., it pulls over 25 rnA through the top 
contact pin or appears excessively bright), decrease the top contact bias voltage (which in 
this case means to make the voltage at this pin more positive). To verify that the driver's 
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Circuit Layout Showing Package Pin Numbers 
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Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DFBonom 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DSBottom 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DTBottom 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
nYBonom 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DWBottom 
Insert Descripion/Testing here. 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
CWTop 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DFfop 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DSTop 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DTTop 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED' s Under Test. 
DTVop 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
DWTop 
Completed Project with Two Integrated LED's. 
Infrared Photomicrograph of Project with Both LED's Under Test. 
